





11 Publication number: 0 448 273 A1

12

# **EUROPEAN PATENT APPLICATION**

(21) Application number: 91302072.3

(5) Int. CI.5: H01L 23/544, G01R 31/26,

H01L 21/66

(2) Date of filing: 12.03.91

30 Priority: 21.03.90 US 497467

(43) Date of publication of application: 25.09.91 Bulletin 91/39


Designated Contracting States:
 DE FR GB IT

(1) Applicant: AMERICAN TELEPHONE AND TELEGRAPH COMPANY 550 Madison Avenue New York, NY 10022 (US)

(7) Inventor: Chesire, Daniel Patrick 1670 Mill Creek Road Slatington, Pennsylvania 18080 (US) Inventor: Oates, Anthony Stephen 1881 Homestead Avenue Bethiehem, Pennsylvania 18018 (US)

(4) Representative: Johnston, Kenneth Graham et al
AT&T (UK) LTD. AT&T Intellectual Property
Division 5 Mornington Road
Woodford Green Essex, IG8 OTU (GB)

- (54) Integrated circuit electromigration monitor.
- The electromigration characteristics of integrated circuit conductors are determined by passing a high current for a short period of time through an inventive test structure. This provides a rapid test in a more accurate manner than with the prior art SWEAT (Standard Wafer-level Electromigration Accelerated Test) structure. The test results have been found to be well correlated with long-term low current electromigration tests. A sensitive differential test may be implemented that determines the effects of topography features. The inventive test technique can be performed on every wafer lot, or even every wafer, so that adjustments to the wafer fabrication process can be rapidly implemented.



## INTEGRATED CIRCUIT ELECTROMIGRATION MONITOR

#### Backgr und fth Invention

#### 1. Field of the invention

The present invention relates to an improved test structure and method for determining the electromigration characteristics of integrated circuits.

### 2. Description of the Prior Art

The high reliability of integrated circuits is a very significant factor in their production and use. Attempts are made to ensure high reliability in all stages of the production process. Where feasible, tests are performed at intermediate stages of production so that corrective action can be taken if necessary. The importance of this procedure can be understood when it is realized that modem IC production requires hundreds of steps in very carefully controlled environmental conditions. The completion of all the steps for a given wafer typically requires several weeks, or even months, before the final IC wafer is available for electrical testing of its circuits. Therefore, a large inventory of very valuable product is undergoing processing at any given time. If a problem develops at a process step, it may, under worst-case conditions, be several weeks before it is discovered, thereby resulting in a significant economic loss of wafers in process.

One area of traditional concern is the electromigration characteristics of metal (e.g., aluminum, aluminum alloys, and/or refractory metal) conductors in the integrated circuit. Because of the very small linewidths required for present-day IC's, the current density in these conductors, including runners and contacts, is very high, often exceeding 1 X 105 amps/cm<sup>2</sup> in normal device operation. Therefore, if the metal is inadvertently thinner (or narrower) in some portions of the runner than in others, the current density will be even higher than the intended value at those locations. Since the failure rate due to electromigration problems increases rapidly as the current density increases, such unintended thinning of the runners may lead to unacceptable reliability of the IC. Still other factors may affect the electromigration characteristics, such as the presence of impurities or precipitates in the metal that forms the runners, the grain size of the metal, and various other geometry limiting effects.

The traditional means for determining the electromigration characteristics, and hence reliability, of the runners is to pass a current through a test structure on an IC wafer, and determine the time it takes for the test structure to fail. The failure may occur, for xample, by the test conductor becoming non-conductive, or by one test conductor shorting out to

another test conductor. A traditional test structure adopted by the National Bureau of Standards is shown in Fig. 4. A long, thin metal test conductor (400) is connected to broader metal conductors (401, 402) at either end, which connect to bondpads (403, 404) for supplying current from an external power supply. The length L of the test conductor is 800 micrometers, and the width of the broader metal conductors (W3) is twice that of the test conductor (W4). Voltage monitor test points are provided by conductors 405, 406, spaced  $L_1 = 2 \times W_3$  from the ends of regions 401, 402, and connected to bondpads (407, 408). It is also known in the art to include side conductors (not shown) to determine by means of a short-circuit test whether metal migration occurs transversely to the test conductor.

The current density in the long-term test is typically about 1 to 3 X 10<sup>6</sup>amps/cm<sup>2</sup>. In addition, the long-term test provides for the wafer to be heated to approximately 200 to 300 C in order to accelerate the test as much as possible. However, even under these conditions the traditional long-term test requires typically a week or more of operation without a failure to prove that the electromigration characteristics are satisfactory.

A more recent electromigration test technique is termed "SWEAT" (Standard Wafer-level Electromigration Acceleration Test), which provides for passing a much larger current than used for the "long-term" test through a test structure that is optimized for the accelerated test. The large current provides for joule heating of the test conductor only, which avoids the necessity for hearing the entire wafer. The time required for the SWEAT test is typically only about 30 seconds at a current density of about 1 to 2 X 10 7amps/cm2 for an aluminum runner. Therefore, SWEAT could potentially be used for monitoring wafer lots in real time, in the sense that the information gained is sufficiently timely that the process parameters can be changed before the next lot arrives at a given process stage. If desired, testing can even be accomplished on each wafer, with appropriate process changes being accomplished before the next wafer. The SWEAT technique is described in "Wafer Level Electromigration Tests for Production Monitoring", B. J. Root et al, in the Proceedings of the International Reliability Physics Symposium, pp. 100-107 (1985).

The test structure used for the SWEAT test is shown in Fig. 3. The current is conducted from bondpads 301, 302 into the test structure through relatively wide end conductors 303 and 310. A plurality frelatively wide interior regions (304 ... 309) alternate with relatively narrow regions (311 ... 316). The width of the narrow regions is typically the same

55

20

35

as the narrowest linewidth of the metal runners of the integrated circuits on the same wafer as the test structure. The alternation of the wide regions with narrow regions provides for abrupt thermal stress gradients that are thought necessary for the accelerated test. However, the SWEAT test has not been widely adopted in the semiconductor industry. This appear to be due to a lack of correlation between the results produced by SWEAT and the results produced by the more traditional long-term tests. Therefore, there is a need for an accelerated test technique that more accurately simulates the traditional long-term test, and hence give greater confidence as to its ability to accurately predict electromigration characteristics in actual device operation.

### Summary of the Invention

We have invented an improved technique of determining the electromigration characteristics of integrated circuit conductors. A test current is produced in a test structure that includes an elongated test conductor at least 50 micrometers long. The test conductor is contacted at both ends by conductor regions at least 5 times wider than the test conductor, and which taper down to the width of the test conductor at . a taper angle in the range of 30 to 60 degrees. In one embodiment, a high current density (at least 5 X 10 <sup>6</sup>amps/cm<sup>2</sup>) is produced in the test structure, allowing for a rapid determination of electromigration effects, so that the results may be used to change the processing conditions on a given wafer or wafer lot, if desired. A sensitive differential test using two test structures may be implemented to determine the effects of topography features.

### **Brief Description of the Drawing**

Fig. 1 shows an illustrative embodiment of the present invention.

Fig. 2 shows a detail of the structure of Fig. 1

Fig. 3 shows a prior art test structure for implementing the SWEAT test.

Fig. 4 shows a prior art test structure for implementing the long-term test.

### **Detailed Description**

the present detailed description relates to an improved method of rapidly performing an electromigration test. The results obtained may be used to change process conditions in an integrated circuit production line. The present invention includes the use of a t st structure that produces results that more closely correlate with long-term test results than those produced by the standard SWEAT structure (Fig. 3).

Referring to Fig. 1, an exemplary embodiment of the test structure used with the present technique is

shown as formed on an integrated circuit wafer, a detail view of an end region is shown in Fig. 2. The test structure includes an elongated test conductor 101 that is contacted at both ends by broader end conductor 102 and 103, which conduct current from bond pads 104, 105 int the test conductor. The bond pads allow for electrical contact by test probes that conduct current from a source of current external to the integrated circuit wafer on which the test structure is formed. During a test according to one embodiment of the present technique, a current of at least 5 X 10samps/cm2, and typically greater than 1 X 10 7amps/cm2 is flowed through test conductor 101, and the time for failure determined. The failure typically occurs within minutes or seconds for these current densities, respectively. A "failure" is typically considered to occur when the test conductor 101 opens (becomes non-conductive), or shorts to an adjacent conductor, but other definitions are possible. For example, when the resistance of conductor 101 exceeds a given value (e.g., twice the initial resistance), a fallure may be said to have occurred. This latter definition has the advantage that the current may be terminated before the metal test conductor opens or explodes, thereby reducing the contamination of the integrated circuit by metal debris.

The voltage drop along the test conductor may be measured from bondpads 112 and 114, which connect to the broader end conductors 102 and 103 via conductors 111 and 113, respectively. On either side of the test conductor 101 are optional side conductors 106 and 107, which connect to bondpad 109 via conductors 108 and 110. These optional side conductor, which are similar to those known in the prior art, allow for measurements of short circuits between the side conductors and the test conductor 101 that may occur due to the electromigration of metal from the test conductor. Such short circuits are considered another failure mechanism, and may be determined by measuring the resistance between bondpads 109 and 104, or else between bondpads 109 and 105. The optional side conductors 106 and 107 also serve to emulate minimum-spaced adjacent lines found in operational portions of the IC, and which might affect the patterning and definition of the test conductor.

We have determined that the length L of the test conductor should be at least 50 micrometers, to obtain valid test results. This relatively long length provides for a uniform and relatively gradual thermal gradient. In contrast, the SWEAT structure (Fig. 3) produces non-uniform, sharply-peaked thermal gradients, wherein bulk diffusion may produce the predominant electromigration effect. Surprisingly to workers in the art, the long, gradual thermal gradient, which reduces bulk diffusion effects, provides for test results that better correlate to I ng-term test results. W hypothesize that the long test conductor length of the inventive technique provides for the "electron

35

wind" to be the predominant effect in determining electromigration. That is, the fl w of negative electronic charge due t the test current tends to drag the metal atoms of the test conductor along with it. However, ther explanations of the improved results of the pres nt technique are possible. The width W<sub>2</sub> of the test conductor is typically equal to the minimum design width of the metal runners used on a given level of the integrated circuit. In commercial practice, this is less than 10 micrometers, and typically less that 5 micrometers.

As an option, topography features may be included underneath the test conductor which run generally transversely to the test conductor. These features, which are otherwise known in the art (Fig. 3), are typically conductor formed in a lower level than the test conductor, and separated therefrom by a dielectric layer. For example, runners 115 ... 119 may be formed of a polysilicon (or silicide) gate conductor layer, or alternatively from a lower metal conductor level. The topography may also be stacked to produce extreme steps over which the test conductor must pass. These runners may be insulated from the test conductor by a deposited silicon dioxide (or doped glass) layer. The topography features are typically variably spaced, as shown. They provide information as to the worst-case failure conditions. That is, when the test conductor fails near a given topography feature, that location may be inspected to determine the quality of the metal coverage over that feature. Typically, thinning of the metal, or a change in the width of the metal, may be found due to step coverage problems, or lithography problems, associated with the given topography feature. (However, failure near a feature may not necessarily result solely from step coverage degradation).

It is often desirable to include two test structures on a given integrated circuit, for comparison purposes. That is, a first test structure can have topographic features located thereunder, whereas a second test structure is located on a planar dielectric surface. Differential measurements between the two test structures may then accurately determine parameters that are affected by the underlying topographical features. Such parameters may include resistance, resistance versus temperature, power versus temperature, and time to fail. A direct comparison is therefore possible that determines the geometry and thermal effects of a runner in a real circuit situation over topography versus an ideal planar test structure. For example, the relatively high sensitivity of differential measurements allows the determination of the incremental resistance change of the conductor over topography. This is especially useful in cases where a determination has been made that when the resistance rati exceeds a specified value, the lifetime of the product is short ned. Therefore, a resistance ratio versus conductor lifetime pass/fail

criterion may be used to control the processing conditions of the production line. The test currents may be flowed sequentially, or alternatively simultane usly through the two test structures. The differential measurements may likewise be performed either sequentially, or alternatively simultaneously. If desired, the currents may be flowed through both in a bridge circuit, where the two structures are arms of a four arm bridge.

Referring to Fig. 2, further details of the test structure are shown. The length L is typically about 800 micrometers, for providing results that may be most conveniently correlated with those of the traditional long-term test structure. The width W1, of the broader end conductors is at least 5 times, and typically about 10 times, the width of the test conductor, W2. This dimensional ratio provides for minimal voltage drop, and minimal electromigration, in the end regions. In addition, a tapered region between each of the colder end regions and the test conductor provides for a controlled thermal gradient, thereby minimizing thermal stress in the test conductor. A taper angle  $\theta$  is defined by the sides of the tapered region as it narrows from the broader end regions into the test conductor region (101). This angle is in the range of 30 to 60 degrees, and desirably about 45 degrees. The tapered region also provides for supplying the current while minimizing current crowding effects. In addition, note that the voltage test conductor (111) connects to the broader end conductor at the point (113) where the taper begins. This provides improved accuracy as compared to prior art techniques, which locate the voltage test conductor further away from the tapered region.

The information gained from the inventive test may be used to adjust processing conditions, as noted above. Typical process steps that may be affected include the dielectric deposition step for the dielectric on which the test conductor is formed. More commonly, the conductor-forming process itself is found to be closely correlated to the failure, and hence in need of adjustment. The thickness of the conductor, its linewidth (determined, for example, by lithography and/or etching processes), and its composition may all be adjusted. For example, when the conductor is aluminum, it may contain small amounts of silicon or copper, which amount may need to be increased or decreased. Similarly, the amount of gaseous constituents (e.g., nitrogen) used in the conductor deposition process may need to be altered, or a contaminant may be discovered and subsequently removed. If the conductor is a stacked metal conductor, for example aluminum on Ti, or TiW, still other conditions may be changed.

Th above-noted processing changes may be accomplished on the wafer lot (about 25 to 50 wafers in a typical case) in which only a singl wafer is tested. Alternatively, ach wafer may be tested, and process adjustments made accordingly, due to the rapid nat-

25

30

35

45

50

ure of the test. In either case, the information gained by the inventive techniqu is likely to be if benefit to the entire production process, and all the IC chips therein. That is, the present invention enhances both the yield of integrated circuits, and also the reliability of the IC's. Hence, an economic advantage is gained for every integrated circuit produced, even if it is from a wafer that is not itself tested

Although the inventive test structure has been described above in terms of its advantages for a rapid test at high current densities, it may alternately be used in a more traditional long-term type of test at lower current densities. In that case, the advantages include reduced electromigration failures due to the taper that connect the broader metal end regions to the elongated test conductor. In addition, the location of the voltage tap at the point where the taper begins reduces the measurement error due to voltage drop in the end regions, while still avoiding excessive thermal effects due to the heating of the test conductor. Furthermore, the inventive test structure may be provided for any of the metal levels on the integrated circuit. In that case, the width of the test conductor may be different for the different levels, as may be desirable due to the differing minimum linewidths of the different levels. It may even be used to test interconnects; that is, a long row of contact windows that connect one metal level to another, in what is referred to in the art as a "stitch pattern". All such uses are included herein.

#### Claims

- A method of making an integrated circuit including the step of determining the electromigration characteristics of an integrated circuit conductor by steps comprising flowing an electrical current through a test structure, and determining the time for a failure to occur.
  - Characterized in that the current density of said electrical current is at least 5 X 106 amps/cm², and said test structure comprises an elongated test conductor (101) at least 50 micrometers long, wherein said elongated test conductor is contacted and its ends by wider metal conductors (102, 103) having a width (W<sub>1</sub>) at least 5 times the width (W<sub>2</sub>) of said elongated test conductor, and with said wider metal conductors tapening down to the width of said test conductor, with the taper angle (0) being in the range of 30 to 60 degrees.
- The method of claim 1 wherein the width (W<sub>1</sub>) of the wider metal conductors (102, 103) is about 10 times the width (W<sub>2</sub>) of said elongated test conductor (101).
- The method of claim 1 wherein th taper angle (θ) is about 45 degrees.

- The method of claim 1 wherein the current density of said electrical current is at least 1 X 10<sup>7</sup>amps/cm<sup>2</sup>.
- The method of claim 1 wherein said test conductor is about 800 micrometers long.
  - 6. The method of claim 1 wherein said test structure further comprises voltage tap conductors (111, 113) that connect to each of said wider metal conductors (102, 103) at the point (113) at which said wider metal conductors taper down to the width of said test conductor.
- The integrated circuit of claim 1 wherein said test structure further comprises elongated side conductors (106, 107) located on both sides of said test conductor (101) and contacted by a bondpad (109).
  - 8. The method of claim 1 wherein said test structure further comprises elongated topographic features (115-119) located under, and oriented generally transverse to, said test conductor (101), wherein said elongated topographic features are formed of conductive material that is insulated from said test conductor.
  - The method of claim 1 further comprising the step of adjusting a parameter of a process step used in making said integrated circuit in response to information derived from said determining the electromigration characteristics of an integrated circuit conductor.
  - The method of claim 9 wherein said process step is a dielectric deposition process, or a conductor forming process step.
- 11. The method of claim 10 wherein said parameter is the thickness of said dielectric or the thickness, the width, or the composition of the conductor.
  - 12. The method of claim 12 wherein said conductor forming process step, or a conductor deposition step, or a conductor etching step.
  - 13. A method of making an integrated circuit including the step of determining the electromigration characteristics of an integrated circuit conductor, CHARACTERIZED BY steps comprising flowing electrical current through first and second test structures, and comparing the effect of the current flow on the structures, wherein said first test structure comprises elongated topographic features (115-119) located under, and riented generally transverse to, said test structure, and said second test structure is located on a ginerally

55

planar surface, and further CHARACTERIZED IN THAT each of said test structures comprise elongated t st conductors (101) at least 50 micrometers long, wherein said elongated test conductors are contacted and their ends by wider metal conductors (102,103) having a width ( $W_1$ ) at least 5 times the width ( $W_2$ ) of said elongated test conductors, and with said wider metal conductors tapering down to the width of said test conductors, with the taper angle ( $\theta$ ) being in the range of 30 to 60 degrees.

30 to 60 degrees.
14. The method of claim 13 wherein the current density of said electrical current is at least 5 X 10<sup>6</sup> amps/cm<sup>2</sup>.

 The method of claim 13 wherein said elongated topographic features are formed of conductive material that is insulated from said test conductor.

16. The method of claim 13 wherein said comparing includes comparing the resistance of the test conductor of said first test structure to the resistance of the test conductor of said second test structure during said flowing electrical current, or comparing the time of failure of the test conductor of said first test structure to the time of failure of the test conductor of said second test structure.

17. An integrated circuit including an electromigration test structure, CHARACTERIZED IN THAT said test structure comprises an elongated test conductor (101) at least 50 micrometers long and having a width (W<sub>2</sub>) of less than 10 micrometers, wherein said elongated test conductor is contacted and its ends by wider metal conductors (102,103) having a width (W<sub>1</sub>) at least 5 times the width of said elongated test conductor, wherein said wider metal conductors taper down to the width of said test conductor, with the taper angle (θ) being in the range of 30 to 60 degrees, and with said wider metal conductors connecting to bondpads (104,105).

18. The integrated circuit of claim 17 wherein the width (W<sub>1</sub>) of said wider metal conductors (102, 103) is approximately 10 times the width (W<sub>2</sub>) of said elongated test conductor (101).

19. The integrated circuit of claim 17 wherein said test structure further comprises voltage tap conductors (111,113) that connect to each of said wider metal conductors (102,103) at the point (113) at which said wider metal conductors taper down to the width of said test conductor, or further comprises elongated side conductors (106,107) located on both sides of said test conductor (101) and contacted by a bondpad (109); or further

comprises elongated topographic features (115-119) located under, and nented generally transverse to, said test conductor (101), wherein said longated topographic features are formed of conductive material that is insulated from said test conductor.

15


20

20

35

••

55








FIG. 3 (PRIOR ART)



Suscal Testadouble





## **EUROPEAN SEARCH REPORT**

Application Number

EP 91 30 2072 Page 1

	Citation of document with it	dication, where appropriate,	Relevant	CHECKTON OF THE
Category	of relevant pa		to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5 )
Y,D	Proc. of the Int. Relia	ibility Physics Symp.	1, 8, 9,	H01L23/544
	vol. 23, 1985, NEW YORK	1985, NEW YORK		G01R31/26
	pages 100 - 107; B.J.ROOT et al.:		19	H01L21/66
	"Wafer Level Electromigration Tests for		1	
	Production Monitoring"		1 1	
	* abstract; figures 2.	q •	1	•
	* page 101, left-hand c	1		
			1	
Υ	Solid-State Electronics	•	1, 8, 9,	
	vol. 29, no. 9, Septemb	13-17.		
	pages 893 - 901; HU.S	19		
	"Bulk Electromigration	1		
	Large-Grained Aluminium			
	Semiconductor Contacts			
	* page 894, right-hand	·		•
	figure 1 *			
1	* page 898, left-hand o		•	
-	899, left-hand column.			
- 1				
,	JOURNAL OF PHYSICS D. APPLIED PHYSICS.		1, 6,	,
	vol. 18, no. 2, February 1985, LETCHWORTH GB		13, 17	TECHNICAL FIELDS
	pages 1.9 - L13; B.R.SETHI et al.:			SEARCHED (Int. Cl.5)
	"Characterisation of electromigration damage in		1 1	<del></del>
	current-stressed Al gates as used for GaAs			HO1L
	MESFET"			G01R
	* page L12, lines 13 - 23; figure 1 *		1	, 0011
	page cie, Tilles is			
A .	IEEE TRANSACTIONS ON ELECTRON DEVICES.		1. 5-7,	
	vol. ED-34, no. 3, Mare	13, 17		
	pages 673 - 681; H.A.SC			
	"Reproducibility of El	1 .1		
	Measurements"	]		
	* figures 1, 5 *			
	-			
۸	WO-A-B802182 (GENERAL ELECTRIC)		1. 8. 9.	
	* abstract: figure 1 *		13, 17	
			19	
		-/		
		•	'	
	The present search report has b	cen drawa em for all claims	7	
	Place of search	Date of completion of the search	1	Examiner
	BERLIN	04 JULY 1991	FDII	rzs,
	VE 11			·
	CATEGORY OF CITED DOCUME	NTS T: theory or princ E: earlier patent d		
	ticularly relevant if taken alone	after the filing	date	
	ticularly relevant if combined with an cument of the same category	other D : document cited		
A : tec	hnological background	***************************************		***************************************
	n-written disclosure ermediate document	& : member of the document	same patent famil	y, corresponding



## **EUROPEAN SEARCH REPORT**

Application Number

EP 91 30 2072 Page 2

		Page 2		
Category	Citation of document with in of relevant pas		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. CL5 )
\	EP-A-253746 (SYRACUSE)		1, 6, 9,	
	* abstract; claim 1; fi	gure 1 *	13, 17,	
1			19	
			1	
`	US-E-32625 (J.A. SCHWARZ	ET AL.)	1, 6,	
	* abstract; figure 2 *		13, 17, 19	
- 1		*** ·	19	
- }			1	• •
			İ	
		•		
	•	1		<u> </u> ,
				· ·
	,			1
			ľ	TECHNICAL FIELDS SEARCHED (Int. CL5)
	, ,		į	
		•		
			ì	
		•	1	·
			İ	
			1 .	
i		•	•	
			1	· · ·
			1	
		•	1	
			l	
				-
	The present search report has b	cen drawn up for all claims		
	Place of Jearch	Date of compirtion of the sea	rch .	Paradecr
	BERLIN	04 JULY 1991	FRI	TZ S.
X : par V : par doc	CATEGORY OF CITED DOCUME ilcularly relevant if taken alone ilcularly, relevant if combined with an ament of the same category	E : earlier ga after the other D : document	principle underlying the tent document, but put filling date cited in the application cited for other reasons	Nished on, or
A : lec	hnological hackground n-witten disclosure	***************************************		

FORM 1503 03.82 (P040